Abstract: This paper suggests a methodology to model and optimize parasitic capacitance and resistance on nano-scale FinFET devices in terms of timing. We suggest to optimize the gate spacer thickness to minimize signal propagation delay. Due to its own 3D construction, FinFET accompanies large parasitic resistance (R) and capacitance (C) elements. It brings the larger signal delay impact on the parasitic compared to the conventional planer MOS FET devices. We reveal that the spacer thickness dependence of the RC elements results in a minimal value in the signal propagation delay. The experimental results show that the signal propagation delay can be improved up to 10% in 16 nm era FinFET circuits with controlling the spacer thickness.
Introduction
FinFET transistors have been introduced for integrated circuits of CMOS 22 nm technology node and beyond, owing to their superior features including lower leakage power consumption [1] . Recent works also treat LSI implementation of FinFET as well as device characteristics, mainly focusing on the layout efficiency [2] . However, due to their 3D constructions, there are many layout dependent parasitic elements around them [3] . We have to precisely estimate and control such parasitic elements because they affect the signal propagation timing.
This paper first accurately models major components of parasitic capacitance on gate and fin portions of a 16 nm era FinFET. It reveals layout dependence of the RCs for standard cells which dominates logic circuits. This paper proposes a methodology to minimize the signal propagation delay associate with them. The contributions of this paper are as follows. 1) Modeling key components of parasitic capacitance on the FinFET structure. 2) Revealing layout dependence of the parasitic RCs with standard cell implementation.
3) Proposing a methodology to minimize the signal propagation delay.
2 Modeling of FinFET structure for capacitance and resistance extraction Fig. 1(a) shows the 3D structure of a self aligned triple-gate FinFET with raised source/drain (RSD) along the source-drain direction [3, 4] . Compared to the conventional planer processes, there is an additional coupling capacitance between gate and RSD. The coupling capacitance can be decomposed into "Top" and "Side" components ( Fig. 1(a) ) [3] . We first derive the side component using simulated results by the finite different method (FDM) [5] , certifying the existed model of the top component at the same time. The 3D structure to simulate is shown in Fig. 2(a) . Values of the related device parameters shown in Table I are in 16 nm era [6] . Equation (1) expresses the derived side component.
Adding the top component Eq. (2), which is identical to the existed equation [3] except for a minor correction, we can obtain the well fitted gate fringe capacitance ( Fig. 2(b) ). The residual errors from the simulated capacitance are within 5%.
There are also large parasitic resistances on fin and RSD. Unlike planer processes, such resistances cannot be precisely calculated using sheet resistance based instance parameters because of the 3D construction consists of fin and RSD [3] . In the remainder of the section, we use resistance values simulated by FDM with the following unit resistances which are described in BSIM-CMG [3] .
where q is the elementary charge 1:60217657 Â 10 À19 , and rsd is determined from the following equations for NMOS and PMOS, respectively. 
MAX is 1417 for NMOS and 470.5 for PMOS, respectively. We first study a layout dimension dependence of the parameters. The original layout pattern is imported from NanGate 45 nm Open Source Digital Cell Library [7] and shrunk to the 16 nm scale. Number of fins (NFIN) is decided so that the signal propagation delay becomes identical to the same gate scaling of a planer process. We refer to the high performance (HP) 16 nm device parameters defined in Predictive Technology Model (PTM) [6] . The values of the parameters shown in Fig. 1(b) , except for LSP and LRSD, are determined as shown in Table I . LRSD varies along with LSP as shown in Fig. 3(a) . The upper and the lower bound of LSP in the following experiments are decided according to the standard cell implementation.
The resulted behaviors of the RC on gate, fin and RSD are shown in Fig. 3(b) . Each value corresponds to a single fin (NFIN ¼ 1) . The behavior of capacitance is dominated by the coupling capacitance between gate and RSD. Resistance value has a positive correlation to LSP because the resistance on fin increases as LSP increases and the contact resistance at the silicon/silicide interface increases as LRSD decreases. These behaviors indicate that the resulted signal propagation delay has a local minimal. In the next section, we study the behavior of the signal propagation delay in circuit level. 
Methodology to optimize the gate spacer thickness
We evaluate the LSP dependence of the signal propagation delay in circuit level [8] with the test circuit shown in Fig. 4 . The parameter NFIN of the unit inverter which is expressed as Â1 is three for PMOS and two for NMOS, respectively. Circuit parameters are selected to cover possible repeater situation. The wire load is assumed as the global wire defined in ITRS2007 [9] , which has the unit capacitance of 2.0 pF/mm and the corresponding unit resistance of 243 Ω/mm. We vary the driver size N from the unit to four times larger. We also vary length of the wire from 10 µm to 100 µm.
As a result, the signal propagation delay T pd can be well expressed as the following response surface function [10] .
where, RSFðLSP; N; LÞ is the third degree polynomial function, and ¥ is the residual error. The predictor variables and their coefficients are shown in Table II . The adjusted coefficient of determination R 2 is 0.9997 for the rise transition and 0.9998 for the fall transition, respectively.
The resulting LSF dependence of T pd for N ¼ 4; L ¼ 100, which is a typical combination for the global interconnection, is shown in Fig. 5 . Differentiating RSF with respect to LSP, we can easily find the value of LSP which minimize T pd . For N ¼ 4; L ¼ 100, the solution is around 6.8 nm, common to the rise and the fall transient. Fig. 6 indicates that LSP value to give the minimum signal propagation delay is stable for wide repeater variation. Adjusting LSP to the optimized size, we can reduce the signal propagation delay. In the case above, the delay can be improved up to 10%.
Conclusion
This paper discussed modeling and optimization of parasitic capacitance and resistance on nano-scale FinFET devices. We suggested to optimize the gate spacer thickness to minimize the signal propagation delay.
First, we modeled the key components of parasitic RC on the FinFET structure. Next, we clarified the layout dependence of the parasitic RCs along with standard cell implementation. Due to its own 3D construction, FinFET accompanies large parasitic RC elements. It brings the larger signal delay impact on the parasitic compared to the conventional planer MOS FET devices. And then, we revealed that the spacer thickness dependence of the RC elements resulted in a minimal value in the signal propagation delay, deriving the simple yet precise response surface function. The experimental results shows that the signal propagation delay can be improved up to 10% in 16 nm era FinFET circuits by controlling the spacer thickness.
Applying the spacer thickness optimization to the device structure design phase, we can reduce the signal propagation delay in the actual design. 
